References

ARS

Advances in Radio Science

ARS

Adv. Radio Sci.

1684-9973

Copernicus Publications

Göttingen, Germany

10.5194/ars-4-269-2006

Monotonic transition based forward body bias for dual threshold voltage low power embedded processors

Jayapal

¹ Manoli

Chair of Microelectronics, Department of Microsystems Engineering (IMTEK), University of Freiburg, Georges-Koehler-Allee 102, 79110 Freiburg, Germany

06 09 2006

4 269 273

2006

This work is licensed under the Creative Commons Attribution-NonCommercial-ShareAlike 2.5 Generic License. To view a copy of this licence, visit https://creativecommons.org/licenses/by-nc-sa/2.5/

This article is available from https://ars.copernicus.org/articles/4/269/2006/ars-4-269-2006.html

The full text article is available as a PDF file from https://ars.copernicus.org/articles/4/269/2006/ars-4-269-2006.pdf

Dual threshold voltage and forward body bias techniques are effective ways to optimally balance the standby leakage power and performance. In this paper, we propose a novel fine-grained forward body biasing scheme for monotonic static logic circuits. In the proposed scheme, the forward body bias is applied to high threshold voltage of either the pull-up or the pull-down network based on the evaluation transition and the state of operation. This technique improves the low skew NAND and NOR circuit performance by 7% and 11%, high skew NAND and NOR by 8% and 13% respectively. It reduces both active and standby leakage power as compared to monotonic static CMOS with dual-<i>V<sub>T</sub></i> technique. The simulations are carried out using 130 nm mixed mode process technology to validate our proposed technique.

References 1

v Arnim,~K., Borinski,~E., Seegebrecht,~P., Fiedler,~H., Brederlow,~R., Thewes,~R., Berthold,~J., and Pacha,~C.: Efficiency of Body Biasing in 90 nm CMOS for Low Power Digital Circuits, ESSCIRC, 175–178, 2004.

Jayapal,~S., Huang,~R., Ramachandran,~S., Bhutada,~R., \vadjustand Manoli,~Y.: Optimization of Electr. Power Consumption in Wireless Sensor Nodes, 8th Euromicro conf. on Digital Syst. Design (DSD), 165–169, 2005a.

Jayapal,~S., Sudalaiyandi,~S., and Manoli,~Y.: Efficiency of Leakage Reduction on Different Static Logic Styles for Embedded Applications with High Standby to Active Ratio, Int. Symp. on System-on-Chip (SoC), 151–154, 2005b.

Narendra,~S., Keshavarzi,~A., Bloechel,~B., Borkar,~S., and De,~V.: Forward body bias for microprocessors in 130 nm technology generation and beyond, IEEE J. Solid-State Circuits, 38, 696–701, 2003.

Solomatnikov,~A., Somasekhar,~D., Roy,~K., and Koh,~C.-K.: Skewed CMOS: Noise-Immune High-Performance Low-Power Static Circuit Family, Int. Conf. Comp. Design, 241–246, 2000.

Thorp,~T., Yee,~G., and Sechen,~C.: Monotonic static CMOS and dual Vt technology, IEEE/ACM Int. Symp. on Low Power Electronics and Design, 151–155, 1999.