ARS Advances in Radio Science ARS Adv. Radio Sci. 1684-9973 Copernicus Publications Göttingen, Germany 10.5194/ars-7-123-2009 Efficient modelling of IC conducted emission for power integrity analysis Kazemzadeh R. 2 1 Ludwig S. 1 2 Radić-Weissenfeld Lj. 2 1 Mathis W. 1 Leibniz University of Hannover Institute of Electromagnetic Theory, Hannover, Germany Fraunhofer Research Institution for Electronic Nano Systems, Advanced System Engineering, Paderborn, Germany 18 05 2009 7 123 126 Copyright: © 2009 R. Kazemzadeh et al. 2009 This work is licensed under the Creative Commons Attribution 3.0 Unported License. To view a copy of this licence, visit https://creativecommons.org/licenses/by/3.0/ This article is available from https://ars.copernicus.org/articles/7/123/2009/ars-7-123-2009.html The full text article is available as a PDF file from https://ars.copernicus.org/articles/7/123/2009/ars-7-123-2009.pdf

In this paper two methodologies to reduce the complexity of IC conducted emission models for Power Integrity analysis in ICs are presented. The methodologies differ concerning the applicability in simulation tools, complexity and accuracy of the generated models. The first methodology uses a complex model and reduces its order to generate a model with a fewer number of elements. This methodology therefore involves a model order reduction approach. A second minimum complexity, module based modelling approach is introduced for rough estimations, as the order reduced model is still too complex for some applications. The two methodologies are applied to an IC conducted emission model of two digital modules of a 32 Bit microcontroller. The results of the three models are compared and discussed. Fields of application for the introduced modelling approaches are the estimation of the magnitude and time behaviour of the supply current as well as the determination of the number and position of the IC's supply pins.

 References Dhia, S. B., Ramdani, M., and Sicard, E.: Electromagnetic Compatibility in Intergrated Circuits, Springer-Verlag, New York, 2006. French committee UTE 47A EMC Task Force: Cookbook for Integrated Circuit model ICEM, project number 62014-3, 2002, available at: http://www.ute-fr.com/FR/, last accessed 2009. Hesidenz, D. and Steinecke, T.: Chip-Package EMI Modeling and Simulation Tool "EXPO", presented at the 2005 EMC Compo, Munich, Germany, 2005. Landman, P. E.: Low Power Architectural Design, PhD dissertation, Electrical Engineering and Computer Sciences, University of California, Berkeley, CA, 1994. Ludwig, S., Radić-Weissenfeld, Lj., Mathis, W., and John, W.: Efficient Model Reduction of Passive Electrical Networks with a Large Number of Independent Sources, presented at the International Symposium on Circuits and Systems (ISCAS), Seattle, Washington, USA, 2008. Ludwig, S., Radić-Weissenfeld, Lj., Mathis, W., and John, W.: Efficient passive network description of IC conducted emission models for model reduction, Adv. Radio Sci., 6, 133–137, 2008. Radić-Weissenfeld, Lj., Ludwig, S., Mathis, W., and John, W.: Two-step Order Reduction of IC Conducted Emission Models, presented at the 2008 Asia-Pacific EMC Week, Singapore, to be published, 2009.