Articles | Volume 12
Adv. Radio Sci., 12, 111–115, 2014
https://doi.org/10.5194/ars-12-111-2014
Adv. Radio Sci., 12, 111–115, 2014
https://doi.org/10.5194/ars-12-111-2014

  10 Nov 2014

10 Nov 2014

Efficiency modeling for MHz DCDC converters at 40 V input voltage range

J. Wittmann, A. Seidel, and B. Wicht J. Wittmann et al.
  • Robert Bosch Center for Power Electronics, Reutlingen University, Reutlingen, Germany

Abstract. Size and cost of a switched mode power supply can be reduced by increasing the switching frequency. This leads especially at a high input voltage to a decreasing efficiency caused by switching losses. Conventional calculations are not suitable to predict the efficiency as parasitic capacitances have a significant loss contribution. This paper presents an analytical efficiency model which considers parasitic capacitances separately and calculates the power loss contribution of each capacitance to any resistive element. The proposed model is utilized for efficiency optimization of converters with switching frequencies > 10 MHz and input voltages up to 40 V. For experimental evaluation a DCDC converter was manufactured in a 180 nm HV BiCMOS technology. The model matches a transistor level simulation and measurement results with an accuracy better than 3.5 %. The accuracy of the parasitic capacitances of the high voltage transistor determines the overall accuracy of the efficiency model. Experimental capacitor measurements can be fed into the model. Based on the model, different architectures have been studied.

Download