Bai, P.: A 65 nm Logic Technology Featuring 35 nm Gate Lengths, Enhanced Channel Strain, 8 Cu Interconnect Layers, Low-k ILD and 0.57 μm² SRAM Cell, Intel Corporation, USA, in Techn. IEEE Int. Electron Devices Meeting, 2004.