04 Jul 2013
Implementation of a digital trim scheme for SAR ADCs
Cited articles
Bacrania, K.: A 12-bit Successive-Approximation-Type ADC with Digital Error Correction, IEEE J. Solid-St. Circ., 21, 1016–1025, 1986
Bialek, J.: Implementierung eines digitalen Trimverfahrens für SAR ADCs, Diploma Thesis at the University of Erlangen-Nürnberg, Erlangen, 2009
Cho, S.-H., Lee, C.-K., Sung, B.-R.-S., and Ryu, S.-T.: Digital error correction technique for binary decision successive approximation ADCs, Electron. Lett., 45, 395–397, 2009
McCreary, J. L. and Gray, P. R.: All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques – Part 1, IEEE J. Solid-St. Circ., 10, 371–379, 1975
Ogawa, T., Kobayashi, H., Hotta, M., Takahashi, Y., San, H., and Takai, N.: SAR ADC Algorithm with Redundancy, IEEE Asia Pacific Conference on Circuits and Systems 2008 (APCCAS2008), 268–271, 2008
