Articles | Volume 3
https://doi.org/10.5194/ars-3-271-2005
https://doi.org/10.5194/ars-3-271-2005
12 May 2005
 | 12 May 2005

Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs

A. Flocke, H. Blume, and T. G. Noll

Viewed

Total article views: 1,567 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
770 667 130 1,567 147 178
  • HTML: 770
  • PDF: 667
  • XML: 130
  • Total: 1,567
  • BibTeX: 147
  • EndNote: 178
Views and downloads (calculated since 01 Feb 2013)
Cumulative views and downloads (calculated since 01 Feb 2013)

Cited

Latest update: 10 Oct 2025
Download
Share