Articles | Volume 3
https://doi.org/10.5194/ars-3-271-2005
https://doi.org/10.5194/ars-3-271-2005
12 May 2005
 | 12 May 2005

Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs

A. Flocke, H. Blume, and T. G. Noll

Viewed

Total article views: 1,356 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
636 602 118 1,356 119 101
  • HTML: 636
  • PDF: 602
  • XML: 118
  • Total: 1,356
  • BibTeX: 119
  • EndNote: 101
Views and downloads (calculated since 01 Feb 2013)
Cumulative views and downloads (calculated since 01 Feb 2013)

Cited

Latest update: 26 Jul 2024