Articles | Volume 3
https://doi.org/10.5194/ars-3-271-2005
https://doi.org/10.5194/ars-3-271-2005
12 May 2005
 | 12 May 2005

Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs

A. Flocke, H. Blume, and T. G. Noll

Viewed

Total article views: 1,313 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
613 592 108 1,313 113 95
  • HTML: 613
  • PDF: 592
  • XML: 108
  • Total: 1,313
  • BibTeX: 113
  • EndNote: 95
Views and downloads (calculated since 01 Feb 2013)
Cumulative views and downloads (calculated since 01 Feb 2013)

Cited

Latest update: 25 Apr 2024