Articles | Volume 3
https://doi.org/10.5194/ars-3-271-2005
https://doi.org/10.5194/ars-3-271-2005
12 May 2005
 | 12 May 2005

Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs

A. Flocke, H. Blume, and T. G. Noll

Viewed

Total article views: 1,538 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
754 654 130 1,538 142 158
  • HTML: 754
  • PDF: 654
  • XML: 130
  • Total: 1,538
  • BibTeX: 142
  • EndNote: 158
Views and downloads (calculated since 01 Feb 2013)
Cumulative views and downloads (calculated since 01 Feb 2013)

Cited

Latest update: 13 Sep 2025
Download
Share