Articles | Volume 3
https://doi.org/10.5194/ars-3-271-2005
https://doi.org/10.5194/ars-3-271-2005
12 May 2005
 | 12 May 2005

Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs

A. Flocke, H. Blume, and T. G. Noll

Viewed

Total article views: 1,686 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
831 716 139 1,686 163 212
  • HTML: 831
  • PDF: 716
  • XML: 139
  • Total: 1,686
  • BibTeX: 163
  • EndNote: 212
Views and downloads (calculated since 01 Feb 2013)
Cumulative views and downloads (calculated since 01 Feb 2013)
Latest update: 07 Feb 2026
Download
Share