Articles | Volume 3
https://doi.org/10.5194/ars-3-271-2005
https://doi.org/10.5194/ars-3-271-2005
12 May 2005
 | 12 May 2005

Implementation and modeling of parametrizable high-speed Reed Solomon decoders on FPGAs

A. Flocke, H. Blume, and T. G. Noll

Viewed

Total article views: 1,459 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
705 628 126 1,459 129 116
  • HTML: 705
  • PDF: 628
  • XML: 126
  • Total: 1,459
  • BibTeX: 129
  • EndNote: 116
Views and downloads (calculated since 01 Feb 2013)
Cumulative views and downloads (calculated since 01 Feb 2013)

Cited

Latest update: 24 Apr 2025
Download
Share