10 Nov 2014
FPGA implementation of trellis decoders for linear block codes
Related authors
Adv. Radio Sci., 13, 73–80, 2015
Adv. Radio Sci., 12, 75–81, 2014
Cited articles
Bahl, L., Cocke, J., Jelinek, F., and Raviv, J.: Optimal Decoding of Linear Codes for Minimizing Symbol Error Rate, IEEE T. Inform. Theory, IT-20, 284–287, 1974.
Benes, V. E.: Optimal Rearrangeable Multistage Connecting Networks, The Bell System Technical Journal, 4, 1641–1656, 1964.
Goke, L. R. and Lipovski, G. J.: Banyan Networks for Partitioning Multiprocessor Systems, 1st Annual Symposium on Computer Architecture, 21–28, 1973.
Hekstra, A. P.: An Alternative to Metric Rescaling in Viterbi Decoders, IEEE T. Commun., 37, 1220–1222, 1989.
Kim, S., Ryoo, S., and Lee, S.: Block Turbo Codes Using Multiple Soft Outputs, in: Proceedings of the 3rd ISTC, Vol. 1, 247–250, Brest, 2003.
