Advances in Radio Science
Advances in Radio Science
ARS
Articles | Volume 16
Articles | Volume 16
https://doi.org/10.5194/ars-16-99-2018
© Author(s) 2018. This work is distributed under
the Creative Commons Attribution 4.0 License.
https://doi.org/10.5194/ars-16-99-2018
© Author(s) 2018. This work is distributed under
the Creative Commons Attribution 4.0 License.
Articles | Volume 16
04 Sep 2018
 | 04 Sep 2018

High-Speed Serializer for a 64 GS s−1 Digital-to-Analog Converter in a 28 nm Fully-Depleted Silicon-on-Insulator CMOS Technology

Daniel Widmann, Markus Grözing, and Manfred Berroth

Viewed

Total article views: 1,345 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
812 462 71 1,345 63 63
  • HTML: 812
  • PDF: 462
  • XML: 71
  • Total: 1,345
  • BibTeX: 63
  • EndNote: 63
Views and downloads (calculated since 04 Sep 2018)
Cumulative views and downloads (calculated since 04 Sep 2018)

Viewed (geographical distribution)

Total article views: 1,195 (including HTML, PDF, and XML) Thereof 1,188 with geography defined and 7 with unknown origin.
Country # Views %
  • 1
1
 
 
 
 
Latest update: 26 Apr 2024
Download
Short summary
Digital-to-analog converters (DACs) with very high conversion rates and bandwidth are of special interest for optical coherent transceiver systems and arbitrary waveform generators. An attractive solution to provide several channels with very high data rates of tens of Gbit/s is to use a high speed serializer. We present a CMOS serializer consisting of a 19 channel 16:1 multiplexer (MUX) for output data rates up to 64 Gbit/s per channel and a low skew clock distribution network.
Read more