High-Speed Serializer for a 64 GS s−1 Digital-to-Analog Converter in a 28 nm Fully-Depleted Silicon-on-Insulator CMOS Technology
Related authors
Cited articles
Cao, J., Cui, D., Nazemi, A., He, T., Li, G., Catli, B., Khanpour, M., Hu, K.,
Ali, T., Zhang, H., Yu, H., Rhew, B., Sheng, S., Shim, Y., Zhang, B., and
Momtaz, A.: A transmitter and receiver for 100Gb/s coherent networks with
integrated 4x64GS/s 8b ADCs and DACs in 20nm CMOS, in: 2017 IEEE
International Solid-State Circuits Conference (ISSCC), 484–485, 2017. a, b, c, d
Chao, S. F., Kuo, J. J., Lin, C. L., Tsai, M. D., and Wang, H.: A DC-11.5 GHz
Low-Power, Wideband Amplifier Using Splitting-Load Inductive Peaking
Technique, IEEE Microw. Wirel. Co., 18, 482–484,
2008. a
Greshishchev, Y. M., Pollex, D., Wang, S. C., Besson, M., Flemeke, P.,
Szilagyi, S., Aguirre, J., Falt, C., Ben-Hamida, N., Gibbins, R., and Schvan,
P.: A 56GS/S 6b DAC in 65nm CMOS with 256x6b memory, in: 2011 IEEE International Solid-State Circuits Conference, 194–196, 2011. a
Huang, H., Heilmeyer, J., Grözing, M., and Berroth, M.: An 8-bit 100-GS/s
distributed DAC in 28-nm CMOS, IEEE Rad. Freq. Integr., 65–68, 2014. a