Articles | Volume 13
https://doi.org/10.5194/ars-13-133-2015
https://doi.org/10.5194/ars-13-133-2015
03 Nov 2015
 | 03 Nov 2015

Charge pump design in 130 nm SiGe BiCMOS technology for low-noise fractional-N PLLs

M. Kucharski and F. Herzel

Viewed

Total article views: 1,871 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
820 859 192 1,871 131 191
  • HTML: 820
  • PDF: 859
  • XML: 192
  • Total: 1,871
  • BibTeX: 131
  • EndNote: 191
Views and downloads (calculated since 03 Nov 2015)
Cumulative views and downloads (calculated since 03 Nov 2015)
Latest update: 26 Dec 2025
Download
Short summary
This paper presents a charge pump (CP) designed for a high linearity and a low noise to be used in a fractional-N phase-locked loop (PLL). An internal supply regulator with low intrinsic device noise is included in the design optimization. The high CP linearity is shown to reduce the level of in-band spurs in a fractional-N PLL tremendously.
Share