Articles | Volume 13
https://doi.org/10.5194/ars-13-133-2015
https://doi.org/10.5194/ars-13-133-2015
03 Nov 2015
 | 03 Nov 2015

Charge pump design in 130 nm SiGe BiCMOS technology for low-noise fractional-N PLLs

M. Kucharski and F. Herzel

Viewed

Total article views: 1,979 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
867 900 212 1,979 146 209
  • HTML: 867
  • PDF: 900
  • XML: 212
  • Total: 1,979
  • BibTeX: 146
  • EndNote: 209
Views and downloads (calculated since 03 Nov 2015)
Cumulative views and downloads (calculated since 03 Nov 2015)
Latest update: 19 Apr 2026
Download
Short summary
This paper presents a charge pump (CP) designed for a high linearity and a low noise to be used in a fractional-N phase-locked loop (PLL). An internal supply regulator with low intrinsic device noise is included in the design optimization. The high CP linearity is shown to reduce the level of in-band spurs in a fractional-N PLL tremendously.
Share