Articles | Volume 13
https://doi.org/10.5194/ars-13-133-2015
https://doi.org/10.5194/ars-13-133-2015
03 Nov 2015
 | 03 Nov 2015

Charge pump design in 130 nm SiGe BiCMOS technology for low-noise fractional-N PLLs

M. Kucharski and F. Herzel

Viewed

Total article views: 1,519 (including HTML, PDF, and XML)
HTML PDF XML Total BibTeX EndNote
642 704 173 1,519 97 92
  • HTML: 642
  • PDF: 704
  • XML: 173
  • Total: 1,519
  • BibTeX: 97
  • EndNote: 92
Views and downloads (calculated since 03 Nov 2015)
Cumulative views and downloads (calculated since 03 Nov 2015)

Cited

Latest update: 03 Jul 2024
Download
Short summary
This paper presents a charge pump (CP) designed for a high linearity and a low noise to be used in a fractional-N phase-locked loop (PLL). An internal supply regulator with low intrinsic device noise is included in the design optimization. The high CP linearity is shown to reduce the level of in-band spurs in a fractional-N PLL tremendously.