03 Nov 2015
Charge pump design in 130 nm SiGe BiCMOS technology for low-noise fractional-N PLLs
Cited articles
Arora, H., Klemmer, N., Morizio, J. C., and Wolf, P. D.: Enhanced phase noise modeling of fractional-N frequency synthesizers, IEEE T. Circuits S-I, 52, 379–395, 2005.
Brokaw, A. P.: A simple three-terminal IC bandgap reference, IEEE J. Solid-St. Circ., 9, 388–393, 1974.
Chien, H.-M., Lin, T.-H., Ibrahim, B., Zhang, L., Rofougaran, M., Rofougaran, A., and Kaiser, W. J.: A 4 GHz fractional-N synthesizer for IEEE 802.11a, in: 2004 Symposium on VLSI Circuits Digest of Technical Papers, Honolulu, USA, 46–49, 2004.
De Muer, B. and Steyaert, M. S. J.: On the analysis of Δ σ fractional-N frequency synthesizers, IEEE T. Circuits S-II, 50, 784–793, 2003.
Hedayati, H. and Bakkaloglu, B.: A 3 GHz wideband σΔ fractional-N synthesizer with voltage-mode exponential CP-PFD, in: Proc. of 2009 IEEE Radio Frequency Integrated Circuits Symposium (RFIC 2009), Boston, USA, June 2009, 325–328, 2009.
