21 Sep 2017
Advanced design and characterization methodologies for memory-aware CMOS power-amplifier implementation
Related authors
Cited articles
Bösch, W. and Gatti, G.: Measurement and simulation of memory effects in pre-distortion linearizers,IEEE Transactions on Microwave Theory and Techniques, 37.12, 1885–1890, https://doi.org/10.1109/22.44098, 1989.
Brunk, M. and Jüngel, A.: Self-heating in a coupled thermo-electric circuit-device model, J. Comput. Electron., 10, 163–178 https://doi.org/10.1007/s10825-010-0324-9, 2011.
Leuschner, S., Pinarello, S., Hodel, U., Mueller, J. E., and Klar, H.: A 31-dBm, high ruggedness power amplifier in 65-nm standard CMOS with high-efficiency stacked-cascode stages, in: Radio Frequency Integrated Circuits Symposium (RFIC), IEEE, 395–398, https://doi.org/10.1109/RFIC.2010.5477401, 2010.
Leuschner, S., Mueller, J.-E., and Klar, H.: A 1.8GHz wideband stacked-cascode CMOS power amplifier for WCDMA applications in 65 nm standard CMOS, in: Radio Frequency Integrated Circuits Symposium (RFIC), IEEE, 1–4, 2011.
Martens, J. and Noujeim, K.: IMD phase analysis at mm-wave frequencies, in: Microwave Symposium Digest (MTT), IEEE MTT-S International, https://doi.org/10.1109/MWSYM.2012.6259703, 2012.
