Borkar, S.: Designing reliable systems from unreliable components: the challenges of transistor variability and degradation, IEEE Micro, 25, 10–16, 2005.
Brehm, C., May, M., Gimmler, C., and Wehn, N.: A Case Study on Error Resilient Architectures for Wireless Communication, in: Architecture of Computing Systems (ARCS 2012), 7179, 13–24, 2012.
Djahromi, A. K., Eltawil, A. M., Kurdahi, F. J., and Kanj, R.: Cross Layer Error Exploitation for Aggressive Voltage Scaling, in: 8th Int. Symp. on Quality Electronic Design (ISQED '07), 192–197, 2007.
Farvardin, N.: A study of vector quantization for noisy channels, IEEE T. Inform. Theory, 36, 799–809, 1990.
Geldmacher, J. and Götze, J.: On Fault Tolerant Decoding of Turbo Codes, in: International Symposium on Turbo Codes & Iterative Information Processing (ISTC2012), Gothenburg, Sweden, 2012.
Geldmacher, J. and Götze, J.: EXIT-Optimized Index Assignments for Turbo Decoders with Unreliable LLR Transfer, IEEE Commun. Lett., 17, 992–995, 2013.
Ghosh, S. and Roy, K.: Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era, P. IEEE, 98, 1718–1751, 2010.
Hussien, A., Khairy, M., Khajeh, A., Eltawil, A., and Kurdahi, F.: Combined Channel and Hardware Noise Resilient Viterbi Decoder, in: Asilomar Conf. on SS&C, Pacific Grove, CA, 2010.
Hussien, A., Khairy, M., Khajeh, A., Eltawil, A., and Kurdahi, F.: A Class of Low Power Error Compensation Iterative Decoders, in: IEEE Global Telecommunications Conference (GLOBECOM 2011), Houston, TX, USA, 2011.
Karakonstantis, G., Roth, C., Benkeser, C., and Burg, A.: On the exploitation of the inherent error resilience of wireless systems under unreliable silicon, in: Proceedings of the 49th Annual Design Automation Conference, DAC '12, 510–515, New York, NY, USA, 2012.
Khajeh, A., Amiri, K., Khairy, M., Eltawil, A., and Kurdahi, F.: A Unified Hardware and Channel Noise Model for Communication Systems, in: IEEE Global Communications Conference (GLOBECOM 2010), 2010.
Khairy, M. S., Shen, C.-A., Eltawil, A. M., and Kurdahi, F.: Error resilient MIMO detector for memory-dominated wireless communication systems, in: IEEE Global Communications Conference (GLOBECOM), 3566–3571, 2012.
Kleeberger, V. B., Gimmler-Dumont, C., Weis, C., Herkersdorf, A., Mueller-Gritschneder, D., Nassif, S. R., Schlichtmann, U., and Wehn, N.: A cross-layer technology-based study of how memory errors impact system resilience, IEEE Micro, 33(4), 46–55, 2013.
Liu, Y., Zhang, T., and Hu, J.: Design of Voltage Overscaled Low-Power Trellis Decoders in Presence of Process Variations, IEEE T. VLSI Syst., 17, 439–443, 2009.
Makhzan, M., Khajeh, A., Eltawil, A., and Kurdahi, F.: Limits on voltage scaling for caches utilizing fault tolerant techniques, in: 25th International Conference on Computer Design (ICCD 2007), 488–495, 2007.
May, M., Alles, M., and Wehn, N.: A case study in reliability-aware design: a resilient LDPC code decoder, in: Proceedings of the Conference on Design, Automation and Test in Europe (DATE '08), 456–461, New York, NY, USA, 2008.
Mitra, S., Seifert, N., Zhang, M., Shi, Q., and Kim, K.: Robust system design with built-in soft-error resilience, Computer, 38, 43–52, 2005.
Mitra, S., Brelsford, K., Kim, Y., Lee, H., and Li, Y.: Robust System Design to Overcome CMOS Reliability Challenges, IEEE Journal of Emerging and Selected Topics in Circuits and Systems, 1, 30–41, 2011.
Novak, C., Studer, C., Burg, A., and Matz, G.: The effect of unreliable LLR storage on the performance of MIMO-BICM, in: Asilomar Conf. on SS&C, 736–740, 2010.
Reeves, C. (Ed.): Modern heuristic techniques for combinatorial problems, John Wiley & Sons, Inc., New York, NY, USA, 1993.
Roth, C., Benkeser, C., Studer, C., Karakonstantis, G., and Burg, A.: Data mapping for unreliable memories, in: 50th Annual Allerton Conference on Communication, Control, and Computing, 2012.
Shanbhag, N., Abdallah, R., Kumar, R., and Jones, D.: Stochastic computation, in: 47th ACM/IEEE Design Automation Conference (DAC), 859–864, 2010.
Yoshimoto, S., Amashita, T., Okumura, S., Nii, K., Yoshimoto, M., and Kawaguchi, H.: Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process, IEICE T. Fund. Electr., E95-A, 1359–1365, 2012.
