20 Aug 2024
| 20 Aug 2024
Iterative Placement of Decoupling Capacitors using Optimization Algorithms and Machine Learning
Related authors
Adv. Radio Sci., 21, 49–55, 2023
Cited articles
Archambeault, B.: Effective power/ground plane decoupling for PCB, IEEE Video Distinguished Lecturer Program, 2007. a
Barnes, H.: Power Integrity Target Impedance Says it All, Power Delivery is AC not, in: Keysight/ADS Workshop, 14thAnnual Central PA Center for Signal Integrity Symposium, 16 April 2021, Penn State Harrisburg, 2021. a
Chen, J. and He, L.: Efficient in-package decoupling capacitor optimization for I/O power integrity, IEEE T. Comput. Aid. D. 26, 734–738, 2007. a
Chuang, .-H., Guo, W.-D., Lin, Y.-H., Chen, H.-S., Lu, Y.-C., Cheng, Y.-S., Hong, M.-Z., Yu, C.-H., Cheng, W.-C., Chou, Y.-P., Chang, C.-J., Ku, J., Wu, T.-L., and Wu, R.-B.: Signal/power integrity modeling of high-speed memory modules using chip-package-board coanalysis, IEEE T. Electromagn. C., 52, 381–391, 2010. a
de Paulis, F., Cecchetti, R., Olivieri, C., Piersanti, S., Orlandi, A., and Buecker, M.: Efficient iterative process based on an improved genetic algorithm for decoupling capacitor placement at board level, Electronics, 8, 1219, https://doi.org/10.3390/electronics8111219, 2019. a, b
